Vectorization of Verilog Designs and its Effects on Verification and Synthesisarxiv.org
23 points by matt_d 3 days ago | 4 comments